Publicacións en colaboración con investigadores/as de Fraunhofer Institute for Integrated Circuits IIS, Division Engineering of Adaptive Systems EAS (1)

2009

  1. A dc I-V model for short-channel polygonal enclosed-layout transistors

    International Journal of Circuit Theory and Applications, Vol. 37, Núm. 2, pp. 163-177