Benchmarking of FinFET, Nanosheet, and Nanowire FET Architectures for Future Technology Nodes

1. Nagy, D.
2. Espineira, G.
3. Indalecio, G.
4. Garcia-Loureiro, A.J.
5. Kalna, K.
6. Seoane, N.

Export

Export

×

MLA

modern-language-association

APA

apa

Chicago

chicago-fullnote-bibliography

Harvard

harvard-cite-them-right

Vancouver

vancouver-author-date

---

RIS BibTex

Export

×

This document cannot be exported because it belongs to another portal.

Full text

lock_openFull text externo

DOI: 10.1109/ACCESS.2020.2980925 GOOGLE SCHOLAR lock_openOpen access editor

Data source: Scopus